PROCESSOR
102

← 100

MEMORY
106

NORTH BRIDGE
104

AGP
108

PCI
110

IDE
114

(113)

SOUTH BRIDGE
112

LPC BUS
118

USB
116

SUPER
I/O
120

BIOS
122

Fig. 1A
(Prior Art)

Fig. 1B
(Prior Art)

— 135

POWER SUPPLY INITIALIZATION POWER SUPPLY GENERATES A POWER GOOD SIGNAL TO THE NORTH BRIDGE 136

UP RECEIVING THE POWER GOOD SIGNAL, THE SOUTH BRIDGE STOPS ASSERTING THE RESET SIGNAL FOR THE PROCESSOR 138

THE PROCESSOR READS THE DEFAULT JUMP LOCATION, USUALLY AT FFFF0h 140

THE PROCESSOR JUMPS TO THE BIOS CODE LOCATION IN THE ROM BIOS, COPIES THE BIOS CODE TO RAM, AND BEGINS PROCESSING BIOS CODE INSTRUCTIONS FROM RAM 142

BIOS CODE PERFORMS POWER ON SELF TEST (POST) 144

BIOS CODE LOOKS FOR ADDITIONAL BIOS CODE, SUCH AS VIDEO @ C000h AND ATA/IDE HARD DRIVE BIOS CODE @ C800h, AND DISPLAYS A START-UP INFORMATION SCREEN 146

BIOS CODE PERFORMS ADDITIONAL SYSTEM TESTS, SUCH AS THE RAM COUNT-UP TEST, AND SYSTEM INVENTORY, SUCH AS IDENTIFYING COM AND LPT PORTS 148

BIOS CODE IDENTIFIES PLUG-N-PLAY AND OTHER SIMILAR DEVICES AND DISPLAYS A SUMMARY SCREEN 150

BIOS CODE IDENTIFIES THE BOOT LOCATION 152

BIOS CODE CALLS THE BOOT SECTOR CODE TO BOOT THE COMPUTER SYSTEM 154

Fig. 2A
(Prior Art)

170

INTERRUPT CONTROLLER RECEIVES A REQUEST FOR SYSTEM MANAGEMENT MODE (SMM) 172

INTERRUPT CONTROLLER SIGNALS THE REQUEST FOR SMM TO THE PROCESSOR BY ASSERTING THE SYSTEM MANAGEMENT INTERRUPT (SMI#) SIGNAL 174

PROCESSOR RECOGNIZES THE REQUEST FOR SMM AND ASSERTS THE SMI ACTIVE (SMIACT#) SIGNAL 176

SYSTEM RECOGINIZES THE SMIACT# SIGNAL, DISABLES ACCESS TO RAM, AND ENABLES ACCESS TO SYSTEM MANAGEMENT RAM (SMRAM) SPACE 178

CURRENT PROCESSOR STATE IS SAVED TO SMRAM 180

PROCESSOR RESETS TO SMM DEFAULT STATE AND ENTERS SMM 182

PROCESSOR READS DEFAULT POINTER AND JUMPS INTO SMRAM SPACE 184

STATUS REGISTERS ARE CHECKED TO IDENTIFY THE SMI REQUEST 186

SMI HANDLER SERVICES THE SMI REQUEST 188

SMI HANDLER ISSUES RETURN FROM SMM (RSM) INSTRUCTION TO PROCESSOR 190

PROCESSOR RESTORES SAVED STATE INFORMATION AND CONTINUES NORMAL OPERATION 192

**Fig. 2B
(Prior Art)**

```
                    ┌──────────────────┐
                   /   USER           /
                  /    INPUT/        /          ← 200
                 /     OUTPUT       /
                /      205         /
               └──────────────────┘
                        ↕
                ┌──────────────────┐
                │  APPLICATIONS    │
                │      210         │
                └──────────────────┘
                        ↕
                ┌──────────────────┐
                │  CRYPTOGRAPHY    │
                │  SERVICE         │
                │  PROVIDERS       │
                │      215         │
                └──────────────────┘
                        ↕
                ┌──────────────────┐
                │   API            │
                │   CALLS          │
                │   220            │
                └──────────────────┘
                        ↕
        ┌ ─ ─ ─ ─ ─ ─ ─ ─ ─ ─ ─ ─ ┐
        │       ┌──────────────┐      SECURE
        │       │  DRIVERS     │    EXECUTION
        │       │   225        │       BOX
        │       └──────────────┘       260
        │             ↕              │
        │       ┌──────────────┐
        │       │  HARDWARE    │      │
        │       │    230       │
        │       └──────────────┘      │
        └ ─ ─ ─ ─ ─ ─ ─ ─ ─ ─ ─ ─ ┘
```

Fig. 3

TO
PROCESSOR
102

SOUTH BRIDGE
330

SECURITY
HARDWARE
370

IC
365

LPC
BIL
134D

LPC BUS
118

USB
INTERFACE
LOGIC
134C

CRYPTO
PROCESSOR
305

MEMORY
PERMISSION
TABLE
310

BIOMETRIC
DEVICE
320

USB HUB
315

BIOS
355

SMART CARD
READER
325

Fig. 4

Fig. 5A

SOUTH BRIDGE
330B

SMM
INITIATION
REGISTER
425B

REQ

SMM
REQ

IC
365

MAILBOX
RAM
415

SMM
ACCESS
FILTERS
410

I/O

SMM ACCESS CONTROLLER 402B

CONTROL
LOGIC
420B

EXIT
SMM
404

SMI#

SMM
INDICATOR
405

SMIACT#

DURATION/
KICK-OUT
TIMER
407B

RESTART
TIMER
408

SECURITY
HARDWARE
370B

SMM TIMING CONTROLLER 401B

Fig. 5B

SOUTH BRIDGE
330C

SECURITY HARDWARE 370C

RNG 455

SMM ACCESS CONTROLLER 402

410

ACCESS LOCKS 460

SCRATCHPAD RAM 440

SMM MANAGEMENT REGISTERS 470

CONTROL LOGIC 420

MONOTONIC COUNTER 435A

OAR LOCKS 450

TCO COUNTER 430

SMM TIMING CONTROLLER 401

OAR OVERRIDE 445

Fig. 6

LPC BUS
118

CRYPTO
PROCESSOR
305

SECRET
610A

SMM ROM
550

BIOS ROM
355

Fig. 7A

EXTENDED BIOS 555

BIOS ROM
355

SMM ROM
550

Fig. 7B

PROTECTED
STORAGE
605A

RANDOM
NUMBER
GENERATOR
455

INTERFACE
LOGIC
602

ACCESS
LOGIC
609A

SECRET
610B

LOCK
REGISTER
606

CODE
STORAGE
607

DATA
STORAGE
608A

Fig. 7C

CRYPTO
PROCESSOR
<u>305</u>

SECRET
<u>610A</u>

PROTECTED
STORAGE
<u>605B</u>

ACCESS
LOGIC
<u>609B</u>

SECRET
<u>610B</u>

LOCK
REGISTER
<u>606</u>

CODE
STORAGE
<u>607</u>

DATA
STORAGE
<u>608A</u>

Fig. 7D

BIOS ROM
355

DATA
608B

SECRET
610C

PRIVATE MEMORY
606

Fig. 8A

SMM ROM
550

SECRET
610D

PUBLIC 0
625

SMM ROM 0
615

PUBLIC 1
630

SMM ROM 1
616

RESERVED
635

SMM ROM 2
617

REGISTERS
640

MONOTONIC
COUNTER
435B

Fig. 8B

PROCESSOR
805

SMM EXIT
CONTROLLER
806

SMM
MSR
807

800A

LOCAL
BUS
808

SMIACT#

NORTH BRIDGE
810

MEMORY
106

MEMORY
CONTROLLER
815

PCI
110

SOUTH BRIDGE
330

SCRATCHPAD
RAM
440

SMM TIMING
CONTROLLER
401

Fig. 9A

Fig. 9B

900

NO

IS COMPUTER SYSTEM IN SMM?
905

YES

INITIATE KICK-OUT TIMER 910

NO

HAS KICK-OUT TIMER EXPIRED?
915

YES

TRANSMIT SIGNAL TO PROCESSOR TO EXIT SMM PRIOR TO FINISHING SERVICING THE SMI REQUEST THAT PUT THE COMPUTER SYSTEM INTO SMM 920

PROCESSOR SAVES STATE OF SMM SESSION AND EXITS SMM 925

B

Fig. 10A

(B)

INITIATE RESTART TIMER 1010

HAS RESTART TIMER EXPIRED?
1015

NO

YES

ASSERT SMI REQUEST TO PROCESSOR 1020

PROCESSOR ENTERS SMM AND LOOKS FOR AN ENTRY
INDICATING THAT A PREVIOUS SMM SESSION WAS ENDED
PRIOR TO FINISHING 1025

PREVIOUS SMM
SESSION UNFINISHED?
1030

YES

NO

READ SAVED STATUS OF
PREVIOUS SMM SESSION
1040

START NEW SMM
SESSION 1035

CONTINUE PREVIOUS
SMM SESSION 1045

Fig. 10B

1100A

CHECK THE RTC CHECKSUM
1105

RTC CHECKSUM VALID? 1110

NO

INSPECT MONOTONIC COUNTER IN SMM ROM 1115

VALUE STORED IN
MONOTONIC COUNTER IN SMM ROM EQUAL
TO RESET VALUE? 1120A

NO

YES

IDENTIFY VALUE STORED IN MONOTONIC
COUNTER IN SMM ROM 1125A

UPDATE VALUE STORED
IN MONOTONIC COUNTER
IN SMM ROM TO
SMALLEST INCREMENTAL
VALUE 1130A

YES

UPDATE VALUE STORED IN MONOTONIC
COUTNER IN SMM ROM BY SMALLEST
INCREMENT 1135A

Fig. 11A

1100B

```
( )
        |
        v
+------------------------------------------+
|        CHECK THE RTC CHECKSUM            |
|                  1105                    |
+------------------------------------------+
        |
        v
    < RTC CHECKSUM VALID? 1110 > ------> YES
        |
       NO
        |
        v
+------------------------------------------+
|  INSPECT MONOTONIC COUNTER IN SMM ROM 1115 |
+------------------------------------------+
        |
        v
    < ALL VALUES IN
      MONOTONIC COUNTER IN SMM ROM EQUAL
      TO ONE? 1120B > -------> YES
        |
       NO
        |
        v
+----------------------------------+        +----------------------------------+
| IDENTIFY HIGHEST NUMBERED BYTE   |        | UPDATE FIRST BYTE WITH           |
| WITH A ZERO IN A MOST SIGNIFICANT|        | A ZERO AS THE LEAST              |
| BIT  1125B                       |        | SIGNIFICANT BIT  1130B           |
+----------------------------------+        +----------------------------------+
        |
        v
+----------------------------------+
| UPDATE NEXT HIGHEST NUMBERED     |
| BYTE WITH A ZERO IN A NEXT MOST  |
| SIGNIFICANT BIT  1135B           |
+----------------------------------+
```

YES

Fig. 11B

```
                    ┌─────────┐
                    │         │
                    └────┬────┘
                         │                              ← 1200A
                         ▼
              ╱─────────────────────────────────╲
             ╱   VALUE STORED IN                  ╲
            ╱  MONOTONIC COUNTER IN SOUTH BRIDGE   ╲
            ╲       EQUAL TO MAXIMUM VALUE?  1205A  ╱
             ╲─────────────────────────────────────╱
                         │
                         │ YES
                         ▼
    ┌──────────────────────────────────────────────┐
    │  INSPECT MONOTONIC COUNTER IN SMM ROM  1210    │
    └──────────────────────────────────────────────┘
                         │
                         ▼
              ╱─────────────────────────────────╲
             ╱   VALUE STORED IN                  ╲
            ╱  MONOTONIC COUNTER IN SMM ROM EQUAL  ╲
            ╲      TO RESET VALUE?  1215A           ╱
             ╲─────────────────────────────────────╱
                │                          │
                │ NO                       │ YES
                ▼                          ▼
┌────────────────────────────┐  ┌──────────────────────────┐
│ IDENTIFY VALUE STORED IN   │  │ UPDATE VALUE STORED       │
│ MONOTONIC COUNTER IN SMM   │  │ IN MONOTONIC COUNTER      │
│ ROM  1220A                 │  │ IN SMM ROM TO             │
└────────────────────────────┘  │ SMALLEST INCREMENTAL      │
                │                │ VALUE  1225A              │
                ▼                └──────────────────────────┘
┌────────────────────────────┐
│ UPDATE VALUE STORED IN     │
│ MONOTONIC COUTNER IN SMM   │
│ ROM BY SMALLEST            │
│ INCREMENT  1230A           │
└────────────────────────────┘
```

NO

Fig. 12A

1200B

ALL VALUES IN
MONOTONIC COUNTER IN SOUTH BRIDGE EQUAL
TO ONE? 1205B

YES

INSPECT MONOTONIC COUNTER IN SMM ROM 1210

ALL VALUES IN
MONOTONIC COUNTER IN SMM ROM EQUAL
TO ONE? 1215B

NO

YES

IDENTIFY HIGHEST NUMBERED BYTE
WITH A ZERO IN A MOST SIGNIFICANT
BIT 1220B

UPDATE FIRST BYTE WITH
A ZERO AS THE LEAST
SIGNIFICANT BIT 1225B

NO

UPDATE NEXT HIGHEST NUMBERED
BYTE WITH A ZERO IN A NEXT MOST
SIGNIFICANT BIT 1230B

Fig. 12B

1300A

RECEIVE REQUEST FOR A VALUE IN THE MONOTONIC COUNTER
1305

REQUEST A VALUE FROM THE MONOTONIC COUNTER IN
THE SOUTH BRIDGE 1310

UPDATE VALUE IN MONOTONIC COUNTER IN SOUTH BRIDGE
1315

CHECK UPDATED VALUE FROM THE MONOTONIC COUNTER IN
THE SOUTH BRIDGE FOR ROLLOVER VALUE 1320

ROLLOVER VALUE? 1325

YES

UPDATE VALUE IN THE MONOTONIC
COUNTER IN THE SMM ROM 1330

NO

PROVIDE UPDATED VALUE FROM MONOTONIC COUNTER IN
SOUTH BRIDGE 1335

B

Fig. 13A

1300B

B

REQUEST A VALUE FROM THE MONOTONIC COUNTER
IN THE SMM ROM 1340

RECEIVE THE VALUE FROM THE MONOTONIC COUNTER
IN THE SMM ROM 1345

COMBINE THE VALUE FROM THE MONOTONIC COUNTER
IN THE SOUTH BRIDGE WITH THE VALUE FROM THE MONOTONIC
COUNTER IN THE SMM ROM 1350

PROVIDE THE COMBINED VALUE IN RESPONSE TO THE
REQUEST FOR THE VALUE FROM THE MONOTONIC COUNTER
1355

Fig. 13B

Fig. 14A

Fig. 14B

Fig. 15

1600A

THE PROCESSOR EXECUTES BIOS CODE INSTRUCTIONS FROM SMM SPACE IN THE RAM 1620

BIOS CODE PERFORMS POWER ON SELF TEST (POST) 1625

ACCESSING THE SECURITY HARDWARE 1630

OPTIONALLY ENTER BIOS MANAGEMENT MODE 1632

BIOS CODE LOOKS FOR ADDITIONAL BIOS CODE, SUCH AS VIDEO @ C000h AND ATA/IDE HARD DRIVE BIOS CODE @ C800h, AND DISPLAYS A START-UP INFORMATION SCREEN 1635

BIOS CODE PERFORMS ADDITIONAL SYSTEM TESTS, SUCH AS THE RAM COUNT-UP TEST, AND SYSTEM INVENTORY, SUCH AS IDENTIFYING COM AND LPT PORTS 1640

BIOS CODE IDENTIFIES PLUG-N-PLAY AND OTHER SIMILAR DEVICES AND DISPLAYS A SUMMARY SCREEN 1645

CLOSING THE ACCESS LOCKS TO THE SECURITY HARDWARE 1650

BIOS CODE IDENTIFIES THE BOOT LOCATION 1655

BIOS CODE CALLS THE BOOT SECTOR CODE TO BOOT THE COMPUTER SYSTEM 1660

Fig. 16A

1600B

OPENING THE ACCESS LOCKS TO THE SECURITY HARDWARE 1615

THE PROCESSOR EXECUTES BIOS CODE INSTRUCTIONS FROM SMM SPACE IN THE RAM 1620

ACCESSING THE SECURITY HARDWARE 1630

OPTIONALLY ENTER BIOS MANAGEMENT MODE 1632

BIOS CODE LOOKS FOR ADDITIONAL BIOS CODE, SUCH AS VIDEO @ C000h AND ATA/IDE HARD DRIVE BIOS CODE @ C800h, AND DISPLAYS A START-UP INFORMATION SCREEN 1635

BIOS CODE IDENTIFIES PLUG-N-PLAY AND OTHER SIMILAR DEVICES AND DISPLAYS A SUMMARY SCREEN 1645

CLOSING THE ACCESS LOCKS TO THE SECURITY HARDWARE 1650

BIOS CODE IDENTIFIES THE BOOT LOCATION 1655

BIOS CODE CALLS THE BOOT SECTOR CODE TO BOOT THE COMPUTER SYSTEM 1660

Fig. 16B

1600C

```
         ┌──────────┐
         │          │
         └────┬─────┘
              │
              ▼
           ╱     ╲
          ╱  SET  ╲
         ╱ OAR-LOCK?╲      NO
         ╲   1646   ╱──────────────────────┐
          ╲       ╱                         │
           ╲     ╱                          │
              │ YES                         │
              ▼                             │
┌──────────────────────────────────────┐   │
│ LOCK OUT ALL ACCESS TO THE SECURITY   │   │
│ HARDWARE  1647                         │   │
└──────────────────┬────────────────────┘   │
                   │◄───────────────────────┘
                   ▼
                ╱     ╲
               ╱  SET  ╲
              ╱ OAR-LOCK╲      NO
             ╱CHANGE BIT?╲─────────────────┐
              ╲  1648   ╱                   │
               ╲      ╱                     │
                  │ YES                     │
                  ▼                         │
┌──────────────────────────────────────┐   │
│ LOCK OUT CHANGES TO THE OAR-LOCK 1649 │   │
└──────────────────┬────────────────────┘   │
                   │◄───────────────────────┘
                   ▼
              ┌──────────┐
              │          │
              └──────────┘
```

Fig. 16C

1600D

PROCESSOR OPERATES OUTSIDE OF SMM 1604

CODE EXECUTING ON THE PROCESSOR ATTEMPTS TO ACCESS THE SECURITY HARDWARE 1606

SECURITY HARDWARE AVAILABLE? 1607

NO

YES

ACCESS THE SECURITY HARDWARE 1630

IF NECESSARY, CLOSE THE ACCESS LOCKS TO THE SECURITY HARDWARE 1650

Fig. 16D

```
                    ┌──────────┐
                    │   1607   │
                    └──────────┘
                         │
                         ▼
              ╱ ALL SECURITY      ╲                    ← 1600E
            ╱  HARDWARE ACCESSES   ╲
   YES ◄───╲   LOCKED OUT?         ╱
            ╲      1690           ╱
                  │ NO
                  ▼
              ╱ IS REQUESTED       ╲
            ╱  SECURITY HARDWARE    ╲  NO
            ╲  LOCKED OUT?          ╱──────┐
            ╲      1691            ╱       │
                  │ YES                    │
                  ▼                        │
              ╱ CAN ACCESS        ╲        │
 ABORT ◄─NO─╱  LOCK BE CHANGED?    ╲       │
 ACCESS     ╲      1692            ╱◄──────┘ YES
                  │ YES
                  ▼
              ╱ AUTHORIZATION      ╲
  NO ───────╱  TO CHANGE ACCESS LOCK?╲
            ╲      1693            ╱
                  │ YES
                  ▼
  ┌─────────────────────────────────────────┐
  │ CHANGE LOCK TO ALLOW ACCESS TO THE       │
  │ REQUESTED SECURITY HARDWARE  1694        │
  └─────────────────────────────────────────┘
                  │
                  ▼
              (   )
```

Fig. 16E

1600F

THE PROCESSOR LOADS CODE INSTRUCTIONS INTO SMM SPACE IN THE RAM 1605

OPENING THE ACCESS LOCKS TO THE SECURITY HARDWARE 1615

THE PROCESSOR EXECUTES SMM CODE INSTRUCTIONS FROM SMM SPACE IN THE RAM 1620

ACCESSING THE SECURITY HARDWARE 1630

CLOSING THE ACCESS LOCKS TO THE SECURITY HARDWARE 1650

THE PROCESSOR RELOADS THE PREVIOUS STATE AND CONTINUES OPERATING 1665

Fig. 16F

1600G

THE PROCESSOR LOADS CODE INSTRUCTIONS INTO SMM SPACE IN THE RAM 1605

SECURITY HARDWARE AVAILABLE? 1607

NO → ABORT ACCESS

YES

THE PROCESSOR EXECUTES SMM CODE INSTRUCTIONS FROM SMM SPACE IN THE RAM 1620

ACCESSING THE SECURITY HARDWARE 1630

CLOSING THE ACCESS LOCKS TO THE SECURITY HARDWARE 1650

THE PROCESSOR RELOADS THE PREVIOUS STATE AND CONTINUES OPERATING 1665

Fig. 16G

← 460A

SEQUESTER BIT REGISTER <u>1705</u>

Fig. 17A

← 460B

SEQUESTER REGISTERS <u>1710</u>

Fig. 17B

ACCESS LOCKS <u>460C</u>
ONE OR MORE SEQUESTER REGISTERS <u>1715A</u>
ONE OR MORE SEQUESTER REGISTERS <u>1715B</u>
⋮
ONE OR MORE SEQUESTER REGISTERS <u>1715N</u>
⋮

Fig. 17C

OAR OVERRIDE <u>445</u>
OAR LOCK OVERRIDE BIT <u>1750</u>
CHANGE OAR LOCK OVERRIDE BIT <u>1755</u>

Fig. 17D

START
1805

1800A

ONE OR MORE
INSTRUCTIONS FOR
EXECUTION IN SMM 1835A

STOP
1895

Fig. 18A
PRIOR ART

START
1805

1800B

ONE OR MORE
INSTRUCTIONS FOR
EXECUTION IN SMM 1835B

ENTRY/
EXIT
POINT
1875

ONE OR MORE
INSTRUCTIONS FOR
EXECUTION IN SMM 1880

STOP
1895

Fig. 18B

START
1805

1800C

RECEIVE A REQUEST TO ENTER SMM 1810

SAVE SYSTEM STATE 1815

SAVED SMM STATE? 1820

LOAD REQUESTED DEFAULT SMM STATE 1825

LOAD SAVED SMM STATE 1830

EXECUTE LOADED SMM STATE 1835

FINISHED? 1840

NO

YES

EXIT? 1845

NO

YES

SAVE CURRENT SMM STATE 1850

EXIT SMM 1855

RELOAD SAVED SYSTEM STATE 1860

STOP
1895

Fig. 18C

CONTROL
LOGIC
3010

3000A

BOOT
SWITCH
3005

PROCESSOR
805

A

CRYPTO
PROCESSOR
305

BIOS
355

SOUTH BRIDGE
330

B

OTHER
HARDWARE
3015A

OTHER
HARDWARE
3015B

Fig. 19A

Fig. 19B

3000C

PROCESSOR
805

CONTROL
LOGIC
3010

LOCAL
BUS
808

BOOT
SWITCH
3005

A

NORTH BRIDGE
810

CRYPTO
PROCESSOR
305

BIOS
355

PCI
110

SOUTH BRIDGE
330

LPC
BIL
134D

LPC BUS
118

B

Fig. 19C

Fig. 20A

Fig. 20B

PROCESSOR
805C

MLE
3160

MLE RESET
LOGIC
3165

RESET
3125

MICROCODE
CONTROL
LOGIC
3155

MC
INPUTS
3150

Fig. 20C

PROCESSOR
805D

LOCK
REGISTER
3180

CONTROL/
RESET
LOGIC
3175

INPUTS
3170

Fig. 20D

3200

RECEIVE REQUEST TO INITIATE HDT MODE 3205

DETERMINE HDT MODE ENABLE STATUS 3210

ENABLED?
3215

NO

YES

INITIATE HDT MODE 3220

Fig. 21

3300

RECEIVE REQUEST TO CHANGE HDT MODE ENABLE STATUS
3305

DETERMINE HDT MODE LOCK STATUS 3310

LOCKED?
3315 → NO

YES

REQUEST AUTHORIZATION TO CHANGE
HDT MODE LOCK STATUS 3320

NO ← CHANGE
AUTHORIZED?
3325

YES

CHANGE HDT MODE LOCK STATUS 3330

CHANGE HDT MODE ENABLE STATUS 3335

Fig. 22

3400

RECEIVE REQUEST TO INITIATE
MICROCODE UPDATE MODE 3405

DETERMINE MICROCODE UPDATE MODE STATUS 3410

ENABLED?
3415

NO

YES

INITIATE MICROCODE UPDATE MODE 3420

Fig. 23

3500

RECEIVE REQUEST TO CHANGE
MICROCODE UPDATE MODE STATUS 3505

DETERMINE MICROCODE UPDATE LOCK STATUS 3510

LOCKED?
3515

NO

YES

REQUEST AUTHORIZATION TO CHANGE
MICROCODE UPDATE LOCK STATUS 3520

NO

CHANGE
AUTHORIZED?
3525

YES

CHANGE MICROCODE UPDATE LOCK STATUS 3530

CHANGE MICROCODE UPDATE MODE STATUS 3535

Fig. 24

3600A

A SECURITY DEVICE RECEIVES A TRANSACTION REQUEST FOR A STORAGE LOCATION ASSOCIATED WITH A STORAGE DEVICE CONNECTED TO THE SECURITY DEVICE 3605A

THE SECURITY DEVICE PROVIDES ACCESS CONTROL FOR THE STORAGE DEVICE 3610A

THE SECURITY DEVICE MAPS THE STORAGE LOCATION IN THE TRANSACTION REQUEST ACCORDING TO THE ADDRESS MAPPING OF THE STORAGE DEVICE 3615A

THE SECURITY DEVICE PROVIDES THE TRANSACTION REQUEST TO THE STORAGE DEVICE 3620A

THE STORAGE DEVICE PERFORMS THE REQUESTED TRANSACTION 3625A

Fig. 25A

3600B

A CRYPTO-PROCESSOR RECEIVES A TRANSACTION REQUEST FOR A MEMORY LOCATION ASSOCIATED WITH A MEMORY CONNECTED TO THE CRYPTO-PROCESSOR 3605B

THE CRYPTO-PROCESSOR PROVIDES ACCESS CONTROL FOR THE MEMORY 3610B

THE CRYPTO-PROCESSOR MAPS THE MEMORY LOCATION IN THE TRANSACTION REQUEST ACCORDING TO THE ADDRESS MAPPING OF THE MEMORY 3615B

THE CRYPTO-PROCESSOR PROVIDES THE TRANSACTION REQUEST TO THE MEMORY 3620B

THE MEMORY PERFORMS THE REQUESTED TRANSACTION 3625B

Fig. 25B

3610A

THE SECURITY DEVICE DETERMINES IF A LOCK IS IN PLACE FOR THE STORAGE LOCATION 3705

LOCKED? 3710 — NO

YES

THE SECURITY DEVICE PROVIDES A CHALLENGE IN RESPONSE TO THE TRANSACTION REQUEST FOR THE STORAGE LOCATION ASSOCIATED WITH A STORAGE DEVICE CONNECTED TO THE SECURITY DEVICE 3715

THE SECURITY DEVICE RECEIVES A RESPONSE TO THE CHALLENGE 3720

THE SECURITY DEVICE EVALUATES THE RESPONSE BY COMPARING THE RESPONSE TO AN EXPECTED RESPONSE 3725

NO — CORRECT? 3730

END

YES

THE SECURITY DEVICE PROVIDES THE TRANSACTION REQUEST TO THE STORAGE DEVICE 3735

Fig. 26

3620

STORE A SECRET IN A STORAGE DEVICE (*e.g.* A MEMORY) 3805

STORE DATA IN THE STORAGE DEVICE 3810

STORE CODE IN THE STORAGE DEVICE 3815

READ THE SECRET FROM THE STORAGE DEVICE (*e.g.* AT BOOT TIME) 3820

STORE THE SECRET IN A SECURE LOCATION (*e.g.* IN SMM SPACE) 3825

READ THE CODE FROM THE STORAGE DEVICE 3830

STORE THE CODE IN THE SECURE LOCATION 3835

LOCK A LOCK TO SECURE THE STORAGE DEVICE 3840

READ DATA FROM THE STORAGE DEVICE 3845

SUBMIT THE SECRET OR AN INDICATION THEREOF
TO THE STORAGE DEVICE 3850

USE THE CODE TO SUBMIT THE SECRET (OR THE INDICATION)
TO THE STORAGE DEVICE 3855

UNLOCK THE LOCK SECURING THE STORAGE DEVICE 3860

Fig. 27

3900

A REQUESTOR MAKES AN ACCESS REQUEST 3905

A GATEKEEPER RECEIVES THE ACCESS REQUEST AND PROVIDES A CHALLENGE TO THE REQUESTOR TO AUTHENTICATE THE REQUESTOR'S AUTHORITY TO MAKE THE ACCESS REQUEST 3910

THE REQUESTOR RECEIVES THE CHALLENGE AND PROVIDES A RESPONSE TO THE CHALLENGE TO AUTHENTICATE THE REQUESTOR'S AUTHORITY TO MAKE THE ACCESS REQUEST 3915

THE GATEKEEPER RECEIVES THE RESPONSE TO THE CHALLENGE AND COMPARES THE RESPONSE TO AN EXPECTED RESPONSE 3920

RESPONSE EQUAL TO EXPECTED RESPONSE? 3925

NO

YES

END

THE GATEKEEPER APPROVES THE ACCESS REQUEST 3930

Fig. 28
(Prior Art)

4000A

SOUTH BRIDGE
330D

SECURITY
HARDWARE
370

RNG
455

GUID
TABLE
4098

SECRET
4095

LPC
BIL
134D

LPC BUS
118

SUPER
I/O
120

USB
INTERFACE
LOGIC
134C

KB 4019

GUID 4099C

BIOMETRIC
DEVICE 4020

GUID 4099A

SECRET
4095

USB HUB
4015

GUID 4099B

SMART CARD
READER
4025

GUID 4099D

SECRET
4095

Fig. 29A

PROCESSOR
805E

GUID 4099E

SECRET
4095

Fig. 29B

PROCESSOR
805F

GUID
TABLE
4098

SECRET
4095

Fig. 29C

MEMORY
4006

DIMM
4060A

GUID 4099H

DIMM
4060B

GUID 4099J

DIMM
4060C

GUID 4099K

SECRET
4095

PROCESSOR
805

← 4000B

LOCAL
BUS
808

NORTH BRIDGE
810

GUID 4099F

AGP
4008

SECRET
4095

PCI
110

Fig. 29D

54 / 73

Fig. 29E

4100A

A BIOMETRIC DATA TRANSACTION IS REQUESTED INVOLVING A BIOMETRIC DEVICE 4110

A NONCE OR RANDOM NUMBER IS PROVIDED TO THE BIOMETRIC DEVICE 4115

THE BIOMETRIC DEVICE RESPONDS TO THE DATA TRANSACTION REQUEST WITH THE REQUESTED BIOMETRIC DATA AND THE RESULT OF A HASH USING A SECRET AND THE NONCE OR RANDOM NUMBER 4120A

THE RESULT OF THE HASH USING THE SECRET AND THE NONCE OR RANDOM NUMBER IS COMPARED TO AN EXPECTED VALUE FOR THE RESULT OF THE HASH 4125A

SAME? 4130

NO

YES

REJECT THE TRANSMITTED BIOMETRIC DATA 4135

ACCEPT THE TRANSMITTED BIOMETRIC DATA AS THE REQUESTED BIOMETRIC DATA 4140

Fig. 30A

4100B

A BIOMETRIC DATA TRANSACTION IS REQUESTED INVOLVING A BIOMETRIC DEVICE 4110

A NONCE OR RANDOM NUMBER IS PROVIDED TO THE BIOMETRIC DEVICE 4115

THE BIOMETRIC DEVICE RESPONDS TO THE DATA TRANSACTION REQUEST WITH THE REQUESTED BIOMETRIC DATA IN ENCRYPTED FORM AND THE RESULT OF A HASH USING A SECRET AND THE NONCE OR RANDOM NUMBER 4120B

THE RESULT OF THE HASH USING THE SECRET AND THE NONCE OR RANDOM NUMBER IS COMPARED TO AN EXPECTED VALUE FOR THE RESULT OF THE HASH 4125B

SAME? 4130

NO

YES

REJECT THE TRANSMITTED BIOMETRIC DATA 4135

ACCEPT THE TRANSMITTED BIOMETRIC DATA AS THE REQUESTED BIOMETRIC DATA 4140

Fig. 30B

4200A

```
┌─────────────────────────────────────────────────────────────────┐
│   A MASTER DEVICE IN THE COMPUTER SYSTEM ESTABLISHES A SECRET     │
│   WITH A DEVICE IN THE COMPUTER SYSTEM DURING A TRUSTED SET-UP    │
│                              4205                                 │
└─────────────────────────────────────────────────────────────────┘
                                │
                                ▼
┌─────────────────────────────────────────────────────────────────┐
│    A DATA TRANSACTION IS REQUESTED INVOLVING THE DEVICE IN THE    │
│      COMPUTER SYSTEM THAT KNOWS THE SECRET  4210                  │
└─────────────────────────────────────────────────────────────────┘
                                │
                                ▼
┌─────────────────────────────────────────────────────────────────┐
│    A NONCE OR RANDOM NUMBER IS PROVIDED TO THE DEVICE IN THE      │
│       COMPUTER SYSTEM THAT KNOWS THE SECRET  4215                 │
└─────────────────────────────────────────────────────────────────┘
                                │
                                ▼
┌─────────────────────────────────────────────────────────────────┐
│  THE DEVICE RESPONDS TO THE DATA TRANSACTION REQUEST WITH         │
│  EITHER THE REQUESTED DATA AND A RESULT OF A HASH USING THE       │
│  SECRET AND THE NONCE OR RANDOM NUMBER OR THE RESULT OF THE       │
│                         HASH  4220A                               │
└─────────────────────────────────────────────────────────────────┘
                                │
                                ▼
┌─────────────────────────────────────────────────────────────────┐
│  THE RESULT OF THE HASH USING THE SECRET AND THE NONCE OR         │
│  RANDOM NUMBER IS COMPARED TO AN EXPECTED VALUE FOR THE           │
│               RESULT OF THE HASH  4225                            │
└─────────────────────────────────────────────────────────────────┘
                                │
                                ▼
                          ╱──────────╲
                 NO      ╱   SAME?    ╲      YES
          ┌─────────────◄    4230      ►─────────────┐
          │             ╲            ╱               │
          │              ╲──────────╱                │
          ▼                                          ▼
┌──────────────────────┐              ┌──────────────────────────┐
│ REJECT THE TRANSMITTED│              │   ACCEPT THE TRANSMITTED  │
│ DATA OR DO NOT SENT THE│             │  DATA AS THE REQUESETED   │
│     DATA  4235         │             │  DATA OR SEND THE DATA    │
│                        │             │         4240A             │
└──────────────────────┘              └──────────────────────────┘
```

Fig. 31A

4200B

A MASTER DEVICE IN THE COMPUTER SYSTEM ESTABLISHES A SECRET WITH A DEVICE IN THE COMPUTER SYSTEM DURING A TRUSTED SET-UP 4205

A DATA TRANSACTION IS REQUESTED INVOLVING THE DEVICE IN THE COMPUTER SYSTEM THAT KNOWS THE SECRET 4210

A NONCE OR RANDOM NUMBER IS PROVIDED TO THE DEVICE IN THE COMPUTER SYSTEM THAT KNOWS THE SECRET 4215

THE DEVICE RESPONDS TO THE DATA TRANSACTION REQUEST BY EITHER ENCRYPTING THE REQUESTED DATA USING THE SECRET AND THE NONCE OR RANDOM NUMBER AND TRANSMITTING THE ENCRYPTED DATA AND A RESULT OF A HASH USING THE SECRET AND THE NONCE OR RANDOM NUMBER OR TRANSMITTING THE RESULT OF THE HASH 4220B

THE RESULT OF THE HASH USING THE SECRET AND THE NONCE OR RANDOM NUMBER IS COMPARED TO AN EXPECTED VALUE FOR THE RESULT OF THE HASH 4225

SAME? 4230

NO

YES

REJECT THE TRANSMITTED DATA OR DO NOT SENT THE DATA 4235

ACCEPT THE TRANSMITTED DATA AS THE REQUESETED DATA OR ENCRYPT USING THE SECRET AND THE NONCE OR RANDOM NUMBER AND SEND THE ENCRYPTED DATA 4240B

Fig. 31B

4300A

A MASTER DEVICE IN THE COMPUTER SYSTEM READS THE GUID FOR A DEVICE IN THE COMPUTER SYSTEM AND RECORDS THE GUID IN A GUID TABLE DURING A TRUSTED SET-UP 4305

A DATA TRANSACTION IS REQUESTED INVOLVING THE DEVICE IN THE COMPUTER SYSTEM WITH THE KNOWN GUID 4310

A NONCE OR RANDOM NUMBER IS PROVIDED TO THE DEVICE IN THE COMPUTER SYSTEM WITH THE KNOWN GUID 4315

THE DEVICE RESPONDS TO THE DATA TRANSACTION REQUEST WITH THE REQUESTED DATA AND A RESULT OF A HASH USING THE GUID AND THE NONCE OR RANDOM NUMBER OR THE RESULT OF THE HASH 4320A

THE RESULT OF THE HASH USING THE GUID AND THE NONCE OR RANDOM NUMBER IS COMPARED TO AN EXPECTED VALUE FOR THE RESULT OF THE HASH 4325

SAME? 4330

NO

YES

REJECT THE TRANSMITTED DATA OR DO NOT SENT THE DATA 4335

ACCEPT THE TRANSMITTED DATA AS THE REQUESETED DATA OR SEND THE DATA 4340A

Fig. 32A

4300B

A MASTER DEVICE IN THE COMPUTER SYSTEM READS THE GUID FOR A DEVICE IN THE COMPUTER SYSTEM AND RECORDS THE GUID IN A GUID TABLE DURING A TRUSTED SET-UP 4305

A DATA TRANSACTION IS REQUESTED INVOLVING THE DEVICE IN THE COMPUTER SYSTEM WITH THE KNOWN GUID 4310

A NONCE OR RANDOM NUMBER IS PROVIDED TO THE DEVICE IN THE COMPUTER SYSTEM WITH THE KNOWN GUID 4315

THE DEVICE RESPONDS TO THE DATA TRANSACTION REQUEST BY ENCRYPTING THE REQUESTED DATA USING THE GUID AND THE NONCE OR RANDOM NUMBER AND TRANSMITTING THE ENCRYPTED DATA AND A RESULT OF A HASH USING THE GUID AND THE NONCE OR RANDOM NUMBER OR TRANSMITTING THE RESULT OF THE HASH 4320B

THE RESULT OF THE HASH USING THE GUID AND THE NONCE OR RANDOM NUMBER IS COMPARED TO AN EXPECTED VALUE FOR THE RESULT OF THE HASH 4325

SAME? 4330

NO

YES

REJECT THE TRANSMITTED DATA OR DO NOT SENT THE DATA 4335

ACCEPT THE TRANSMITTED DATA AS THE REQUESETED DATA OR ENCRYPT USING GUID AND THE NONCE AND SEND THE ENCRYPTED DATA 4340B

Fig. 32B

4300C

A MASTER DEVICE IN THE COMPUTER SYSTEM READS THE GUID FOR A DEVICE IN THE COMPUTER SYSTEM, RECORDS THE GUID IN A GUID TABLE, AND TRANSMITS A SECRET TO THE DEVICE DURING A TRUSTED SET-UP
4306

A DATA TRANSACTION IS REQUESTED INVOLVING THE DEVICE IN THE COMPUTER SYSTEM WITH THE KNOWN GUID THAT KNOWS THE SECRET
4311

A NONCE OR RANDOM NUMBER IS PROVIDED TO THE DEVICE IN THE COMPUTER SYSTEM WITH THE KNOWN GUID THAT KNOWS THE SECRET
4316

THE DEVICE RESPONDS TO THE DATA TRANSACTION REQUEST BY ENCRYPTING THE REQUESTED DATA USING THE SECRET, THE GUID, AND THE NONCE OR RANDOM NUMBER AND TRANSMITTING THE ENCRYPTED DATA AND A RESULT OF A HASH USING THE SECRET, THE GUID, AND THE NONCE OR RANDOM NUMBER OR TRANSMITTING THE RESULT OF THE HASH 4320C

THE RESULT OF THE HASH USING THE SECRET, THE GUID, AND THE NONCE OR RANDOM NUMBER IS COMPARED TO AN EXPECTED VALUE FOR THE RESULT OF THE HASH 4326

SAME?
4330

NO

YES

REJECT THE TRANSMITTED DATA OR DO NOT SENT THE DATA 4335

ACCEPT THE TRANSMITTED DATA AS THE REQUESETED DATA OR ENCRYPT USING THE SECRET, THE GUID, AND THE NONCE AND SEND THE ENCRYPTED DATA 4340C

Fig. 32C

4400

A MASTER DEVICE IN THE COMPUTER SYSTEM READS THE GUID FOR A DEVICE IN THE COMPUTER SYSTEM AND RECORDS THE GUID IN A GUID TABLE DURING A TRUSTED SET-UP 4405

THE DEVICE MAY RECEIVE A SYSTEM GUID FROM THE MASTER DEVICE AND STORE THE SYSTEM GUID 4410

THE DEVICE SETS A INTRODUCED BIT IN RESPONSE TO JOINING THE COMPUTER SYSTEM 4415

THE DEVICE RECEIVES A TRANSACTION REQUEST FROM THE COMPUTER SYSTEM AND THE DEVICE CHECKS IF ITS INTRODUCED BIT IS SET 4420

SET?
4425

NO

YES

THE DEVICE DOES NOT FULFILL THE TRANSACTION REQUEST OR DO NOT RESPOND TO THE TRANSACTION REQUEST 4430

THE DEVICE MAY REQUEST AUTHENTICATION FROM THE COMPUTER SYSTEM USING A SECRET (*e.g.* THE GUID AND/OR THE SYSTEM GUID) BEFORE RESPONDING TO THE TRANSACTION REQUEST 4435

NO

AUTHENTICATE OK? 4440

YES

THE DEVICE FULFILLS THE TRANSACTION REQUEST 4445

Fig. 33

4500

THE DEVICE OR THE MASTER DEVICE INITIATES A REQUEST FOR THE DEVICE TO LEAVE THE COMPUTER SYSTEM 4505

THE DEVICE AND THE MASTER DEVICE AUTHENTICATE EACH OTHER USING THE GUID AND/OR THE SYSTEM GUID IN RESPONSE TO THE REQUEST FOR THE DEVICE TO LEAVE THE COMPUTER SYSTEM 4510

THE DEVICE RESETS THE INTRODUCED BIT IN RESPONSE TO THE DEVICE AND THE MASTER DEVICE SUCCESSFULLY AUTHENTICATING EACH OTHER 4515

Fig. 34

4600

THE DEVICE RECEIVING A COMMAND FOR THE DEVICE TO LEAVE THE COMPUTER SYSTEM 4605

THE DEVICE RECEIVING A MAINTENANCE KEY THAT SUCCESSFULLY AUTHENTICATES 4610

THE DEVICE RESETS THE INTRODUCED BIT IN RESPONSE TO THE DEVICE RECEIVING THE MAINTENANCE KEY THAT SUCCESSFULLY AUTHENTICATES 4615

Fig. 35

4700

SOUTH BRIDGE
330A

IDE INTERFACE LOGIC 134B

MMR 4799

SMBUS BIL 134E

MMR 4799

LPC BIL 134D

MMR 4799

LPC BUS 118

CRYPTO PROCESSOR 305

MM LOGIC 4790

USB INTERFACE LOGIC 134C

MMR 4799

BIOMETRIC DEVICE 320

USB HUB 315

PROTECTED STORAGE 605

SMART CARD READER 325

Fig. 36

4800

TRANSMIT A MASTER MODE SIGNAL TO BUS INTERFACE LOGIC CONNECTED BETWEEN MASTER MODE LOGIC AND A DATA INPUT DEVICE, WHERE THE BUS INTERFACE LOGIC INCLUDES A MASTER MODE REGISTER 4805

SET A MASTER MODE BIT IN THE MASTER MODE REGISTER(S) TO ESTABLISH SECURE TRANSMISSION CHANNEL BETWEEN THE MASTER MODE LOGIC AND THE DATA INPUT DEVICE OUTSIDE THE OPERATING SYSTEM OF THE COMPUTER SYSTEM 4810

THE MASTER MODE LOGIC AND THE DATA INPUT DEVICE EXCHANGE DATA OUTSIDE THE OPERATING SYSTEM OF THE COMPUTER SYSTEM THROUGH THE BUS INTERFACE LOGIC(S) THAT INCLUDE THE MASTER MODE REGISTER 4815

THE MASTER MODE LOGIC FLUSHES THE BUFFERS OF THE BUS INTERFACE LOGIC(S) THAT INCLUDE THE MASTER MODE REGISTER AFTER CONCLUDING THE DATA TRANSMISSIONS 4820

THE MASTER MODE LOGIC SIGNALS THE BUS INTERFACE LOGIC(S) TO UNSET THE MASER MODE BITS AFTER FLUSHING THE BUFFERS OF THE BUS INTERFACE LOGIC(S) THAT INCLUDE THE MASTER MODE REGISTER 4825

Fig. 37

4900A

THE PROCESSOR EXECUTES BIOS CODE INSTRUCTIONS FROM SMM SPACE
4920

ACCESSING THE SECURITY HARDWARE 4930

REQUEST AUTHENTICATION FROM THE CRYPTO-PROCESSOR USING
MASTER MODE 4935A

PLACE BUS INTERFACE LOGICS IN MASTER MODE 4938

RECEIVE AUTHENTICATION DATA WHILE IN MASTER MODE 4940

EXIT MASTER MODE AND FLUSH BUFFERS 4942

VERIFY AUTHENTICATION DATA 4944

VERIFIED?
4948

YES   NO

CONTINUE BOOT PROCESS 4990

Fig. 38A

4900B

THE PROCESSOR EXECUTES BIOS CODE INSTRUCTIONS FROM SMM SPACE 4920

ACCESSING THE SECURITY HARDWARE 4930

OPTIONALLY ENTER BIOS MANAGEMENT MODE 4932

REQUEST AUTHENTICATION FROM THE SECURITY HARDWARE USING MASTER MODE 4935B

PLACE BUS INTERFACE LOGICS IN MASTER MODE 4938

RECEIVE AUTHENTICATION DATA WHILE IN MASTER MODE 4940

EXIT MASTER MODE AND FLUSH BUFFERS 4942

VERIFY AUTHENTICATION DATA 4944

VERIFIED? 4948

YES   NO

CONTINUE BOOT PROCESS 4990

Fig. 38B

5000A

COMPUTER SYSTEM 5005

COMPUTER SUBSYSTEM 5020

DEVICE 5040

LOGIC 5047

TIMER 5049

LOGIC 5027

TIMER 5029

SECURITY
AUTHENTICATOR
5030

LOGIC 5007

TIMER 5009

SECURITY
AUTHENTICATOR
5010

NETWORK
SECURITY
AUTHENTICATOR
5070

5065

Fig. 39A

5003

5000B

5004

5065

Fig. 39B

COMPUTER SYSTEM
5003A

SOUTH BRIDGE 330G

SECURITY
HARDWARE 370

LOGIC 5047

TIMER 5049

SERVER 5004

NETWORK
SECURITY
AUTHENTICATOR
5070

5065

COMPUTER SYSTEM 5003B

CRYPTO-PROCESSOR
370

TIMER 5049

Fig. 39C

5100A

AUTHENTICATE A DEVICE, A COMPUTER SUBSYSTEM, OR A COMPUTER SYSTEM TO A COMPUTER SUBSYSTEM, A COMPUTER SYSTEM, OR A NETWORK SECURITY SYSTEM 5105

(A)

SET A STARTING VALUE ON A TIMER IN RESPONSE TO SUCCESSFULLY AUTHENTICATING 5110

UPDATE THE TIMER IN A PERIODIC FASHION 5115

EXPIRED? 5120

NO

YES

CONTINUE NORMAL OPERATION OF THE DEVICE, THE COMPUTER SUBSYSTEM, OR THE COMPUTER SYSTEM 5125

RE-AUTHENTICATE THE DEVICE, THE COMPUTER SUBSYSTEM, OR THE COMPUTER SYSTEM TO THE COMPUTER SUBSYSTEM, THE COMPUTER SYSTEM, OR THE NETWORK SECURITY SYSTEM 5130

SUCCESSFUL? 5135

NO

YES

SHUT DOWN UNTIL RE-AUTHENTICATED 5140

(A)

Fig. 40A

71 / 73
⟵ 5100B

ESTABLISH NETWORK CONNECTION TO A NETWORK SECURITY SYSTEM 5104

AUTHENTICATE A PORTABLE COMPUTER TO THE NETWORK SECURITY SYSTEM, SUCH AS DURING A BOOT PROCESS 5106

(B)

SET A STARTING VALUE ON A TIMER IN RESPONSE TO SUCCESSFULLY AUTHENTICATING 5110

UPDATE THE TIMER IN A PERIODIC FASHION 5115

EXPIRED? 5120

NO

CONTINUE NORMAL OPERATION OF THE PORTABLE COMPUTER 5126

YES

ATTEMPT TO ESTABLISH NETWORK CONNECTION TO THE NETWORK SECURITY SYSTEM 5129

RE-AUTHENTICATE THE PORTABLE COMPUTER TO THE NETWORK SECURITY SYSTEM 5131

SUCCESSFUL? 5135

NO

SHUT DOWN THE PROTABLE COMPUTER AND REQUIRE AUTHENTICATION DURING THE BOOT PROCESS 5141

YES

(B)

Fig. 40B

5200

THE PROCESSOR EXECUTES BIOS CODE INSTRUCTIONS FROM SMM SPACE
5220

ACCESSING THE SECURITY HARDWARE 5230

OPTIONALLY ENTER BIOS MANAGEMENT MODE 5232

AUTHENTICATE COMPUTER SYSTEM THROUGH THE SECURITY HARDWARE
5235

PROVIDE AUTHENTICATION DATE TO THE SECURITY HARDWARE 5240

SUCCESSFUL?
5248

NO

YES

SHUT DOWN UNTIL
AUTHENTICATED 5195

SET A STARTING VALUE ON A TIMER
IN RESPONSE TO SUCCESSFULLY
AUTHENTICATING 5280

CONTINUE THE BOOT PROCESS
5290

Fig. 41

470A

ACPI LOCK BITS

5310A 5310B 5310C 5310D • • • 5310N • • •

Fig. 42A

SECURE SYSTEM MANAGEMENT REGISTERS
470B

ACPI RANGE REGISTERS 5320

ACPI RULE REGISTERS 5330

Fig. 42B